

Serial No.: 10/784,577

Examiner: M. SAYADIAN

Title: METHODS AND APPARATUS FOR AMPLIFICATION IN HIGH TEMPERATURE ENVIRONMENTS

Page 2 of 9

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims:

1-25. (canceled)

26. (currently amended) A buffered field effect transistor logic (BFL) level-shifting/inverter circuit comprising:

an inverter stage input;

an NMOS depletion mode inverter responsive to said inverter stage input to produce an inverted output;

a buffered field effect transistor logic (BFL) stage coupled to the inverted output and comprising a first NMOS depletion mode field effect transistor (FET) having a first gate and an associated first channel, a second NMOS depletion mode FET having a second gate and an associated second channel, and a voltage drop circuit electrically connected in series between said first channel and said second channel;

a first output at a first electrical node between said voltage drop circuit and said first channel, wherein said circuit is fabricated on a silicon carbide substrate; and

a second output at a second electrical node between said voltage drop circuit and said second channel, wherein said second electrical node ~~is~~ comprises a redistribution point configured to recognize and transmit a first signal to a circuit other than said BFL level-shifting/inverter circuit, said first electrical node ~~is~~ comprises a redistribution point configured to recognize and transmit a level-shifted signal to a circuit other than said BFL level-shifting/inverter circuit, and wherein the level-shifted signal is generated by shifting a voltage level of the first signal, and further wherein the BFL level-shifting/inverter circuit comprises solely NMOS depletion mode based devices.

Serial No.: 10/784,577

Examiner: H. SAYADIAN

Title: METHODS AND APPARATUS FOR AMPLIFICATION IN HIGH TEMPERATURE ENVIRONMENTS

Page 3 of 9

27. (withdrawn) A circuit in accordance with Claim 26, wherein said first output is configured couple to a chopping circuit configured to chop a signal based on a signal received at said first output.

28. (currently amended) A buffered field effect transistor logic (BFL) level-shifting/inverter circuit comprising:

an inverter stage input;

an NMOS depletion mode inverter responsive to said inverter stage input to produce an inverted output;

a buffered field effect transistor logic (BFL) stage responsive to said inverted output, said BFL stage comprising a first NMOS depletion mode field effect transistor (FET) having a first gate and an associated first channel, a second NMOS depletion mode FET having a second gate and an associated second channel, and a resistor electrically connected in series between said first channel and said second channel;

a first output at a first electrical node between said resistor and said first channel;
and

a second output at a second electrical node between said resistor and said second channel, wherein said circuit is fabricated on a silicon carbide substrate, wherein said second electrical node ~~is comprises a redistribution point~~ configured to recognize and transmit a first signal to a circuit other than said BFL level-shifting/inverter circuit, said first electrical node ~~is comprises a redistribution point~~ configured to recognize and transmit a level-shifted signal to a circuit other than said BFL level-shifting/inverter circuit, and wherein the level-shifted signal is generated by shifting a voltage level of the first signal, and further wherein the BFL level-shifting/inverter circuit comprises solely NMOS depletion mode based devices.

Serial No.: 10/754,577

Examiner: H. SAYADIAN

Title: METHODS AND APPARATUS FOR AMPLIFICATION IN HIGH TEMPERATURE ENVIRONMENTS

Page 4 of 9

29. (previously presented) A circuit in accordance with Claim 28 configured to operate with a negative direct current (DC) bias on each said gate with respect to each said associated channel.